

Benchmarking the Benchmarks

by Daniel M. Pressel and Jelani Clay

ARL-TR-2805 September 2002

Approved for public release; distribution is unlimited.

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.

Army Research Laboratory

Aberdeen Proving Ground, MD 21005-5067

ARL-TR-2805

September 2002

Benchmarking the Benchmarks

Daniel M. Pressel
Computational and Information Sciences Directorate, ARL

Jelani Clay
Prairie View A & M University

Approved for public release; distribution is unlimited.

Abstract

Benchmarks can be useful in estimating the performance of a computer system when it is not possible or practical to test out the new system with an actual workload. In the field of high performance computing, some common benchmarks are the various versions of Linpack, the various versions of the Numerical Aerospace Simulation Systems Division of NASA Ames Research Center (NAS) benchmarks, and the STREAMS benchmark, as well as older and less frequently referenced benchmarks such as the Livermore Loops. There are also those who recommend estimating the performance based solely on the peak speed of the computer systems. Unfortunately, the per processor levels of performance measured using these benchmarks can vary by 1 to 2 orders of magnitude for the same system. Therefore, one has to ask, which benchmark(s) should we be looking at? This report attempts to answer that question by comparing the measured performance for a variety of real world codes to the measured performance of the standard benchmarks when run of systems of interest to the Department of Defense (DOD) High Performance Computing Modernization Program.

Acknowledgments

This work was made possible through a grant of computer time from the Department of Defense (DOD) High Performance Computing Modernization Program (HPCMP).

The author would like to thank the following for their assistance in this effort:

- Dr. N. Radhakrishnan, Dr. Andrew Mark, Emma Grove, and the entire U.S. Army Research Laboratory (ARL)-Major Shared Resource Center (MSRC) Programming Environmental and Training (PET) office for their involvement with the intern program,
- Jerry Clarke and Dixie Hisley, of ARL, for their assistance mentoring Mr. Clay,
- Marek Behr, Rice University; Shirley Moore, University of Tennessee; Sirpa Saarinen, National Center for Supercomputing Application at the University of Illinois/Urbana-Champaign; A. Snavely, San Diego Supercomputer Center, University of California at San Diego; J. M. Levesque, IBM ACTC; P. Satya-narayana, Raytheon Systems Co.; and Steve Schraml and Csaba Zoltani (ARL) for their helpful communications,
- Kirk Kern of Silicon Graphics Inc. (SGI) for supplying benchmark results for the Origin 2000 and Origin 3000, and
- Susan Sassaman of Business Plus Corp. (BPC) for editorial services on this report.

Contents

Ack	cnowledgments	iii
List	of Figures	vii
List	of Tables	ix
1.	Introduction	1
2.	Methodology	2
3.	Observations and Results	5
4.	Conclusions	6
5.	References	21
Glo	ossary	27
Rer	port Documentation Page	29

List of Figures

Figure 1. Comparison of commonly used HPC benchr processors)	
Figure 2. Comparison of commonly used HPC benchr processors)	
Figure 3. Comparison of commonly used HPC benchr processors)	
Figure 4. Performance results for a wide range of real processors).	
Figure 5. Performance results for a wide range of real 200 processors).	
Figure 6. Performance results for a wide range of real processors).	
Figure 7. Comparison of commonly used HPC benchicodes (<100 processors)	
Figure 8. Comparison of commonly used HPC benching codes (100–200 processors)	
Figure 9. Comparison of commonly used HPC benchi codes (>200 processors)	

List of Tables

Table 1. The performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks	12
Table 2. The serial performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks	13
Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes.	14
Table 4. A comparison of benchmark results to reported performance levels for real world codes for commonly used systems within the DOD HPCMP.	20

1. Introduction

During the summer of the year 2000, as part of his student internship at the ARL-MSRC,* Jelani Clay, under the supervision of Daniel M. Pressel, investigated the following question: Which, if any, of the industry standard benchmarks adequately predict the performance of real world codes on systems of interest to the DOD HPCMP? Several benchmarks have been proposed for this purpose, including the following:

- the theoretical peak performance of the system,
- the current SPEC benchmarks,
- · one or more of the Linpack family of benchmarks,
- the Livermore Loops,
- · the STREAMS benchmark, and
- some of the NAS family of benchmarks.

We concluded that the SPEC benchmarks were primarily single-processor benchmarks aimed at workstation class systems and therefore deleted them from our list. Micro benchmarks that seemed to be aimed at measuring the performance of a specific feature of the architecture were deleted. This included benchmarks for FFTs, Matrix Multiply, various cache benchmarks, etc. It was also felt that the Livermore Loops were generally considered to be obsolete and rarely reported anymore. The final selection included the following benchmarks and datasets:

- the theoretical peak performance of the system,
- the Linpack Benchmark-Parallel when the data was available, supplemented with results for the Linpack N=1000 benchmark,
- the STREAMS benchmark, and
- the NAS NPB 2 benchmarks for the class B data set (BT, CG, LU, and SP), supplemented with results for the class A data set.

Following this, a search of conference papers and websites related to high performance computing was undertaken with the goal of finding published performance results for as wide a range of programs as possible. Unfortunately, this required us to be able to determine as precisely as possible the following three things:

^{*} Definitions for boldface text can be found in the Glossary.

- (1) What system was being used (e.g., simply knowing that the system was an SGI Origin 2000 with a R10000 processor or an IBM SP with a P2SC processor was not sufficient if we did not know the processor speed)?
- (2) How many processors were used?
- (3) What was the performance in MFLOPS per processor or some other unit that could readily be converted to this unit?

The problem was that many other excellent papers were missing one or more of these numbers. In rare instances, sufficient information existed from other sources that we were able to fill in the blanks. However, in an unfortunately large number of cases, we had to discontinue our search and proceed with our research.

After analyzing all of the data that was collected, we arrived at the following conclusions:

- (1) The peak speed of the system is a particularly bad predictor of system performance.
- (2) The Linpack benchmarks closely track the peak system speed and therefore suffer from the same failing.
- (3) The STREAMS benchmark is primarily a serial benchmark and says very little about the scalability of the system. It also tends to underpredict the performance of single-processor runs.
- (4) The NAS benchmarks support several data sets (classes A-small, B-medium, C-large, and W-"workstation") and come in four main flavors (NPB 1-pencil and paper, NPB 2-MPI, and experimental versions based on HPF and OpenMP). The NPB 2 results produce a range of performance numbers which seem to correspond closely with the performance results seen by many real world codes.

2. Methodology

The ideal methodology is to determine which systems are located at the major sites of interest (e.g., systems located at the MSRCs and the larger DCs) to the target audience (e.g., the Users Group for the DOD HPCMP). Next, one must try to determine which benchmarks are the most relevant to the problem domain in question. In the case of this report, the problem domain is HPC applications—particularly those applications that are routinely run using at least 100 processors for a single job. As such, we investigated a large number of commonly referenced benchmarks and found:

- The TPC benchmarks are heavily oriented towards database and not HPC applications and are therefore not relevant to this study.
- The SPEC benchmarks are relatively small serial benchmarks aimed at the desktop/deskside market and, again, lacked relevancy.
- Benchmarks such as Dhrystone and Whetstone are obsolete and rarely mentioned anymore. Furthermore, they were designed to measure the total instruction execution rate, not just the floating point execution rate, on single processor departmental servers circa 1980s.
- Benchmarks such as the four "FLOPS" benchmarks maintained by Alfred Aburto of the Naval Ocean Systems Center, San Diego, CA, are slightly better in that they only deal with floating point operations. However, they still fail to address the need for a parallel benchmark for HPC applications.
- Similarly, we felt that benchmarks based on narrowly defined computational kernels (e.g., matrix multiply or FFTs) were too narrow in scope to be used to benchmark an entire machine.
- Micro benchmarks (e.g., those designed to investigate the caches) can be quite useful, but not for this study.
- Livermore Loops looked more promising, but they were found to be dated and rarely referenced in recent literature.

Therefore, we settled on the following set of benchmarks:

- the theoretical peak performance of the system,
- the Linpack Benchmark-Parallel when the data was available, supplemented with results for the Linpack N=1000 benchmark,
- the STREAMS benchmark, and
- the NAS NPB 2 benchmarks for the class B data set (BT, CG, LU, and SP), supplemented with results for the class A data set.

We then proceeded to collect the necessary data. Where data are missing, one might consider personally performing the runs. We chose not to take this approach and instead have attempted to estimate the missing data points using the following approaches:

- When Linpack-Parallel results were not readily available, we attempted to
 use Linpack N=1000 results. If neither were available, but results from a
 similar system from the same vendor (e.g., IBM P2SC 120 MHz is similar to
 the IBM P2SC 135 MHz) were available, then the results from the similar
 system were used, with the performance scaled based on the clock rates.
- When NAS NPB 2 results for the class B data set were not available, results for the class A data set were used.

- Once the NPB 2 data set was selected, if results for a run using the correct number of processors could not be found, then results for the closest number of processors reported were used. In some cases, this was 1. This could have potentially presented a serious problem when comparing this result to runs involving out to 100 or more processors. Fortunately, in the case of the SUN HPC 10000, we were able to substitute results for the OpenMP version of this benchmark. Hopefully, this will make for more realistic comparisons.
- Again, it was sometimes necessary to extrapolate results from measured systems to similar systems where the data was missing. The most questionable use of this approach involved the four IBM SP systems with Power 3 processors. Fortunately, as these systems have matured, additional benchmark results have become available.
- For the STREAM benchmark, it was generally possible to obtain single processor runs. When this was not the case, and keeping in mind that this benchmark was designed to primarily measure the performance of the memory system and not the processor, we used results for a similar system without any scaling. Even so, in the case of the IBM SP with Power 3 processors, this may not have been very accurate due to the significant differences in architecture of the memory systems for the different types of nodes. Another issue was that for any SMP or system with SMP nodes, running a job on a single processor with the other processors in the system/node idle would overstate the available memory bandwidth on a per-processor basis and therefore skew the results to some extent.

Once we had the benchmark numbers, those that were not already in MFLOPS/processor terms were converted to that format. For the NAS benchmarks, we attempted to collect the results for two ranges of processor counts—100-200 processors and more than 200 processors. Some systems either didn't go that large or had not been benchmarked for the larger configurations. In those cases, we had to extrapolate the data as was previously mentioned.

The results for the real world codes were collected from a variety of sources, including conference proceedings and runs done by employees of ARL. These numbers were then grouped into three groups, depending on the processor counts—1–99 processors, 100–200 processors, and more than 200 processors. Again, the results were expressed in terms of MFLOPS/processor. No attempt was made to extrapolate results to systems/system configurations where data was missing. In many cases, it was clear that the researchers had not continued to higher processor counts either because they had run out of processors and/or because their jobs were no longer scaling well. In either case, extrapolating the results did not seem to be worthwhile.

3. Observations and Results

Figures 1 and 2 and Table 1 compare the benchmark data with the peak speed of the processors. The Linpack results closely track the peak system speed, although they have the added benefit of tracking the scalability of the system for certain classes of codes. Even so, they tend to overpredict the performance in a similar fashion to using the peak speed. In general, the NAS and STREAM benchmark results were significantly slower than the Linpack benchmark results.*

When comparing the NAS and STREAM benchmark results, it was not clear how much of a difference there was between the results for these two sets of benchmarks. Therefore, we constructed Figure 3 and Table 2 to compare the single processor performance of the NAS benchmarks to the results for the STREAM benchmarks. One complication in compiling this data is that due to memory constraints, most vendors did not report single processor runs for the NAS benchmarks. Therefore, we had to use the runs done with the smallest number of processors, in the 1–16 processor range. From this, the following two things became clear:

- (1) The single processor performance for the NAS benchmarks was, in general, significantly greater than what the STREAM benchmark was predicting.
- (2) By comparing the data from Table 1 (Figures 1 and 2) with the data from Table 2 (Figure 3) for the NAS benchmarks, one can clearly see the importance of taking the system interconnect into consideration. One problem with this was that each code would interact with the system interconnect in its own way, making it difficult to offer sweeping generalizations. For this reason, we decided not to pursue the STREAM benchmark further. Additionally, the importance of separating out the benchmark runs and real world runs into groups based on the number of processors being used became all too clear.[†]

^{*} The NAS benchmarks support several data sets (classes A—small, B—medium, C—large, and W—"workstation") and come in four main flavors (NPB 1—pencil and paper, NPB 2—MPI, and experimental versions based on HPF and OpenMP). We found that the NPB 1 results were usually significantly faster than the NPB 2 results and probably should be considered to be overly optimistic for most real world codes. Results for HPF and OpenMP were not generally available for most systems and therefore were not analyzed. The NPB 2 results produce a range of performance numbers that seem to correspond closely with the performance results seen by many real world codes. The main drawback to using the NPB 2 results is the difficulty of obtaining numbers for new systems, since the NAS group at NASA Ames has not recently posted new results to their website.

[†] If the reader compares the relative values for the NAS CG and the STREAM benchmark results, one will see that the CG benchmark performs much better when using only a few processors (on a per processor basis), while the STREAM benchmark is virtually unaffected by the number of processors used. Therefore, when looking for a reasonable lower bound on the performance of parallel jobs, the NAS CG benchmark looks like it will be a better choice.

Figures 4-7 and Table 3 contain our results from mining the web and a variety of conference proceedings for results involving real world codes. One can easily see that for many of the systems a wide range of performance was reported (e.g., one order of magnitude). To simplify the comparison, the benchmark results and the results for real world codes were expressed in terms of ranges of performance, with these numbers appearing in Figures 7-9 and Table 4. This allowed us to clearly see that in many cases, the Linpack results significantly overstated the performance that one was likely to achieve with real world codes on modern HPC systems. Even so, a small number of extremely well-tuned codes exhibited levels of performance that were comparable to those reported for the Linpack benchmark. In most cases, the results for the NAS benchmarks as a group were a better predictor. Unfortunately, without a more specific knowledge of the algorithms involved in the real world codes, it was difficult to be more precise as to what level of performance any single code would exhibit. Even then, the results clearly indicated that differences between two data sets of fixed size could affect the scalability and performance of the same code on the same system. There was also the additional complication of how much time, effort, and skill the author of a real world code could contribute when writing or porting a program.

4. Conclusions

When looking at the NAS NPB 2 benchmarks (BT, CG, LU, and SP) as a group, their range of performance on a particular system of a particular size range seems to be a good predictor of performance by well-tuned real world codes on the same system. In most cases, this metric will be a better choice than using either the STREAM or the Linpack benchmarks. We believe that the class B data set for the NPB 2 benchmarks is, in general, the best choice; although for smaller system sizes, class A may also be appropriate. Similarly, for larger system sizes, the rarely reported class C data set may be a better choice.

There were two major problems in carrying out this study:

- (1) People have stopped reporting the NAS benchmarks and in some cases, the STREAM and/or Linpack benchmarks, for new systems. We recommend that efforts be made to measure and publicly disseminate the performance numbers for these benchmarks for as wide a range of systems/system configurations as is practical.
- (2) Even when the author of a paper is primarily interested in the science aspect and not the performance when measured in MFLOPS, it would still be helpful to have such numbers reported.

It is also important to note that this study has some important limitations. Topping the list is the question of input/output. We feel that input/output is a sufficiently complicated issue that is best left to another study. The same holds true for issues such as usability and system stability. The results for the MIMD version of the F3D code demonstrate that if one attempts to implement a very fine grained level of parallelism using MPI and an MPP with a moderate-to-large message latency, the performance will suffer to the point that none of the benchmarks will accurately predict the level of performance. It is best if one can avoid fine grained levels of parallelism whenever possible. When that is not possible, the use of OpenMP on a shared memory platform or a low-latency message-passing library such as SHMEM on an MPP with a relatively low-message latency are better choices.




Figure 1. Comparison of commonly used HPC benchmarks (100-200 processors).




Figure 2. Comparison of commonly used HPC benchmarks (>200 processors).




Figure 3. Comparison of commonly used HPC benchmarks (1–16 processors).




Figure 4. Performance results for a wide range of real world codes (<100 processors).




Figure 5. Performance results for a wide range of real world codes (100–200 processors).




Figure 6. Performance results for a wide range of real world codes (>200 processors).




Figure 7. Comparison of commonly used HPC benchmarks to real world codes (<100 processors).




Figure 8. Comparison of commonly used HPC benchmarks to real world codes (100–200 processors).




Figure 9. Comparison of commonly used HPC benchmarks to real world codes (>200 processors).

Table 1. The performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks.

_	_			_		_	_	_	_			_	-		_	_	_				_	_
	Peak per	Processor	(MFLOPS)	1334		006	1200	1334	480	540	640	888	1500		800	1500	390	500	009		800	800
		S	Reference	[5], [37]	est.	[4]	[4], est.	[5], est.	[4], est.	[4], est.	[4]	[6], est.	[9], [36]	est.	[9]	[9]	[7], est.	[8], est.	[38], est.		[38], est.	[35], est.
		cessor	\mathbf{SP}	140		35	49	147	62	46	55	50	99		45	99	24	42	74		151	45
		>200 Processors	LU	281		55	72	158	80	89	80	103	150		93	162	39	09	86		208	96
cesso		>2(90	86		11	12	86	10	12	14	11	19		10	11	7	13	52		20	15
er Pro	OPS)		BT	188		20	99	194	93	78	92	100	161		90	161	43	9/	122		143	94
NAS Class B per Processor	(MFLOPS)	rs	Reference	[5], [37],	est.	[4]	[4], est.	[5], est.	[4], est.	[4], est.	[4]	[6], est.	[9], [36]	est.	[9]	[9]	[7], est.	[8]	[38], [38],	est.	[38], est.	[35], est.
Ž		100-200 Processors	SP	140		39	49	147	62	22	89	20	2 8		63	84	24	42	74		151	45
		200 Pr	LU	281		09	72	158	80	82	26	123	150		111	205	39	9	86		208	90
		100	CG	86		15	12	86	17	16	23	23	19		21	23	7	13	56		20	15
			BT	188		51	99	194	93	91	108	118	149		106	149	43	9/	122		143	94
	allel per	sor	Reference	[2]		[2]	[2]	[2], est.	[2]	[3]	[2]	[2]	[2]		[2]	[2]	[2]	[2]	[2]		[38]	[2]
	Linpack Parallel per	Processor	(MFLOPS) Reference	1015		632	776	1015	338	440	447	560	1023		576	1106	322	412	498		683	713
	riad 1	ssor	Reference	[1]		[1]	[1]	[1], est.	[1]	[1], est.	[1], est.	[1]	[1], est.		[1], est.	[1], est.	[1]	[1]	[1]		[1]	[1]
	Stream Triad 1	Processor	(MFLOPS) Reference	111.5		47.3	46.5	64.8	65.6	65.6	65.6	51.2	51.2		51.2	51.2	26.4	29.8	32.3		32.8	24.7
		System Type		Compaq SC-667		Cray T3E-900	Cray T3E-1200	HPTi ACL-667	IBM SP P2SC-120	IBM SP P2SC-135	IBM SP P2SC-160	IBM SP P3-HIGH-222	IBM SP P3-HIGH-375		IBM SP P3-THIN-200	IBM SP P3-THIN-375	SGI O2K-195	SGI O2K-250	SGI O2K-300		SGI O3K-400	SUN HPC10000-400

Table 2. The serial performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks.

Reference BT CG LU SP Reference (1) [1] 150 120 250 150 [5], [37], est. (1] [1] 58 11 66 44 [4] [4] [1] 67 10 79 50 [4] [4] [1], est. 194 98 158 147 [5], est. [4] [1], est. 111 26 109 78 [4], est. [4], est. [1], est. 111 26 109 78 95 [4], est. [1], est. 17 77 78 95 [11], [12], est. [1], est. 77 56 288 86 [6], [36], est. [1], est. 77 45 224 86 [6] [4] [1], est. 77 45 224 86 [6], [36], est. [4] [1], est. 77 45 224 86 [7], [8] [7], [8]<		E	ŗ		NA	NAS Class B per Processor (MFLOPS)	Processor S)		Peak per
Reference BT CG LU SP Reference [1] 150 120 250 150 [5], [37], est. [1] 58 11 66 44 [4] [1] 67 10 79 50 [4] [1] 67 10 79 50 [4] [1], est. 111 26 109 78 [4], est. [1], est. 111 26 109 78 [4], est. [1], est. 131 31 129 92 [4], est. [1], est. 116 77 78 95 [11], [12], est. [1], est. 108 44 96 84 [6] [1], est. 77 45 224 86 [6], [36], est. [1], est. 77 45 224 86 [6] [4] [1], est. 77 45 86 [7], [8] [7], [8] [1], est. 77	System 1	riac	1 1 Processor			1-16 Proce	SSOFS		Processor
150 120 250 150 [5], [37], est. 58 11 66 44 [4] [4] 67 10 79 50 [4] [4] 194 98 158 147 [5], est. [6] [7] 104 23 97 72 [4], est. [6], est. [7] [7], est. [7] [4] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7] [7]	(MFLOPS)		Reference	BT	9	LU	SP	Reference	(MFLOPS)
58 11 66 44 [4] 67 10 79 50 [4] 194 98 158 147 [5], est. 104 23 97 72 [4], est. 111 26 109 78 [4], est. 131 31 129 92 [4] est. 116 77 78 95 [4] est. est. [6] est. 108 44 96 84 [6] est. [6] est.	111.5		[1]	150	120	250	150	[5], [37], est.	1334
67 10 79 50 [4] 194 98 158 147 [5], est. 104 23 97 72 [4], est. 111 26 109 78 [4], est. 131 31 129 92 [4], est. 116 77 78 95 [11], [12], est. 77 56 288 86 [6], [36], est. 108 44 96 84 [6] 77 45 224 86 [6] [7] 77 45 224 86 [6] [7] 79 38 85 68 [7], [8] 7 70 44 88 69 [7], [8] 7 70 44 88 69 [7], [9] 7 130 69 224 122 [38] 1 118 15 106 64 [7], [9] 65	47.3		[1]	58	11	99	44	[4]	900
194 98 158 147 [5], est. 104 23 97 72 [4], est. 111 26 109 78 [4], est. 131 31 129 92 [4], est. 116 77 78 95 [11], [12], est. 177 56 288 86 [6], [36], est. 178 45 224 86 [6] 77 45 224 86 [6] 77 38 85 68 [7], [8] 79 38 85 68 [7], [8] 72 44 88 69 [7], [8] 72 44 88 69 [7], [9] 130 69 224 122 [38] 130 69 224 122 [38] 118 15 106 64 [35], est.	46.5		[1]	29	10	62	20	[4]	1200
104 23 97 72 [4], est. 111 26 109 78 [4], est. 131 31 129 92 [4] 116 77 78 95 [11], [12], est. 17 56 288 86 [6], [36], est. 16 108 44 96 84 [6] 17 77 45 224 86 [6] 17 55 39 92 42 [4] 17 79 38 85 68 [7], [8] 17 72 44 88 69 [7], [8] 17 130 69 224 122 [38] 11 118 15 106 64 [35], est.	64.8		[1], est.	194	86	158	147	[5], est.	1334
111 26 109 78 [4], est. 131 31 129 92 [4] 116 77 78 95 [11], [12], est. 77 56 288 86 [6], [36], est. 108 44 96 84 [6] 77 45 224 86 [6] 79 38 85 68 [7], [8] 72 44 88 69 [7], [9] 130 69 224 122 [38] 130 69 224 122 [38] 118 15 106 64 [35], est.	9:59		[1]	104	23	26	72	[4], est.	480
131 31 129 92 [4] 116 77 78 95 [11], [12], est. 77 56 288 86 [6], [36], est. 1 108 44 96 84 [6] 1 77 45 224 86 [6] 1 55 39 92 42 [4] 1 79 38 85 68 [7], [8] 1 72 44 88 69 [7], [9] 1 130 69 224 122 [38] 1 118 15 106 64 [35], est. 1	65.6		[1], est.	111	56	109	78	[4], est.	540
116 77 78 95 [11], [12], est. 77 56 288 86 [6], [36], est. 108 44 96 84 [6] 77 45 224 86 [6] 55 39 92 42 [4] 79 38 85 68 [7], [8] 72 44 88 69 [7], [9] 130 69 224 [38] [38] 118 15 106 64 [35], est.	9:29		[1], est.	131	31	129	92	[4]	640
77 56 288 86 [6], [36], est. 1 108 44 96 84 [6] 1 77 45 224 86 [6] 1 55 39 92 42 [4] 1 79 38 85 68 [7], [8] 1 72 44 88 69 [7], [8] 1 130 69 224 122 [38] 1 118 15 106 64 [35], est.	51.2		[1]	116	77	78	95	[11], [12], est.	888
108 44 96 84 [6] 77 45 224 86 [6] 1 55 39 92 42 [4] 1 79 38 85 68 [7], [8] 1 72 44 88 69 [7], [8] 1 130 69 224 122 [38] 1 118 15 106 64 [35], est. 1	51.2		[1], est.	77	26	288	98	[6], [36], est.	1500
77 45 224 86 [6] 1 55 39 92 42 [4] 1 79 38 85 68 [7], [8] 1 72 44 88 69 [7], [9] 1 130 69 224 122 [38] 1 118 15 106 64 [35], est. 1	51.2		[1], est.	108	44	96	84	[6]	800
55 39 92 42 [4] 79 38 85 68 [7], [8] 72 44 88 69 [7], [9] 130 69 224 122 [38] 118 15 106 64 [35], est.	51.2		[1], est.	77	45	224	98	[6]	1500
79 38 85 68 [7], [8] 72 44 88 69 [7], [9] 130 69 224 122 [38] 118 15 106 64 [35], est.	26.4		[1]	55	39	92	42	[4]	390
44 88 69 [7], [9] 69 224 122 [38] 15 106 64 [35], est.	29.8		[1]	79	38	85	89	[7], [8]	500
69 224 122 [38] 15 106 64 [35], est.	32.3		[1]	72	44	88	69	[7], [9]	600
15 106 64 [35], est.	32.8		[1]	130	69	224	122	[38]	800
	24.7		[1]	118	15	106	64	[35], est.	800

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes.

			Number of	Performance per	
System Type	Program Name	CTA	Processors Used	Processor	Reference
	lo[Jobs using less than 100 processors	processors	(6 102 111)	
Compaq SC-667	CCM/MP-2D	CWO	49	125	[39]
	MM5	CWO	64	188	[31]
Cray T3E-900	Paratec	CCM	7 9	117	[16]
	Paratec	CCM	49	156	[16]
	Ocean/Wallcraft	CWO	%	32	[17]
	NAMD	CCM	49	22	[19]
	CCM/MP-2D	CWO	49	35	[50]
	CCM/MP-2D	CWO	64	27	[20]
	Ocean/Wallcraft	CWO	09	75	[24]
	PCM	CWO	25	32	[25]
	CCM3	CWO	2	42	[22]
	FE-MIMD	CFD	49	130	[27]
	Uncle	CFD	20	72	[30]
	PSTSWM	CWO	1	80-100	[40]
	SUBOFF	CFD	20	72	[20]
Cray T3E-1200	RIEMANN		49	89	[14]
	F3D-MIMD	CFD	88	36	[28]
HPTI ACL-667	WW5	CMO	64	195	[16]
IBM SP P2SC-120	CG+Schwarz/Rich.	CFD	49	22	[91]
	FUN3D	CFD	80	92	[45]
IBM SP P2SC-135	Overflow	CED	24	16	[23]
	Overflow	GĐ	22	45	[23]
	Overflow	CFD	61	22	[23]
	MM5	CWO	49	48	[49]

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

			Number of	Performance per	
System Type	Program Name	CTA	Processors Used	Processor	Reference
)			(MFLOPS)	
	lol	Jobs using less than 100 processors	processors		
IBM SP P2SC-160	Ocean/Wallcraft	CWO	09	08	[25]
	F3D-MIMD	CFD	88	9	[78]
	SNQP	CFD	<i>~</i> :	200	[51]
	reservoir	CFD	16	82	[25]
	MM5	CWO	64	26	[53]
	cocoa	CFD	24	19	[54]
IBM SP P3-HIGH-222	Ocean/Wallcraft	CWO	09	120	[25]
IBM SP P3-HIGH-375	CTH	CSM	1	259	[33]
	CTH	CSM	32	172	[33]
	CTH	CSM	64	142	[33]
	PSTSWM	CWO		250-500	[40]
	PSTSWM	CWO	16	250-500	[40]
IBM SP P3-THIN-200	MM5	CWO	64	78	[32]
	CCM/MP-2D	CWO	64	55	[39]
	PSTSWM	CWO	1-2	80–250	[40]
IBM SP P3-THIN-375	Ocean/Wallcraft	CWO	09	180	[25]
	MM5	CWO	64	141	[32]
	CTH	CSM	64	150	[33]
	CCM/MP-2D	CWO	49	100	[39]
	PSTSWM	CWO	1	200-200	[40]
	PSTSWM	CWO	4	175-500	[40]
SGI O2000-195	CG+Schwarz/Rich.	CFD	64	94	[16]
	Ocean/Wallcraft	CWO	16	43	[18]
	F3D-SMP	CFD	88	54	[28]
	F3D-SMP	CFD	88	92	[28]
	CFDSHIP-IOWA	CFD	52	41	[30]

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

			Number of	Performance per	
System Tyme	Program Name	AT.	Procesors I sed	Procesor	Reference
System 1) pe	1 10gram i vanic	CIA	Tivessors osca	(MFLOPS)	
		Jobs using less than 100 processors	0 processors		
SGI O2000-250	DFT	CCM	64	100	[13]
	DFT	CCM	80	56	[13]
	DFT	CCM	75	63	[13]
	ZEUS	CFO	96	61	[15]
	CG+Schwarz/Rich.	CED	25	106	[16]
	CG+Schwarz/Rich.	GE)	64	133	[16]
	NAMD	CED	80	101	[20]
	CCM/MP-2D	CWO	49	63	[21]
	CCM/MP-2D	CWO	64	26	[21]
	PCM	CWO	49	42	[56]
	CCM3	CWO	64	09	[56]
	PSTSWM	CWO		100-200	[40]
	PSTSWM	CWO	64	100-200	[40]
	quark	2	64	113	[22]
SGI O2000-300	Ocean/Wallcraft	OMO	09	110	[25]
	F3D-SMP	CFO	88	92	[27]
	F3D-SMP	CFD	88	113	[22]
	F3D-MIMD	CFO	88	20	[28]
	MM5	CWO	49	137	[32]
	CITH	CSM	96	62	[33]
	Unstructured	CFD	64	23–32	[41]
	PAM-CRASH	CSM	32	102	[46]
	PAM-CRASH	CSM	64	98	[46]
SGI 03000-400	CIH	CSM	64	114	[32]
	PAM-CRASH	CSM	%	128	[46]
	MIM5	CWO	64	218	[31]
	F3D-SMP	CFD	88	117	
	F3D-SMP	CFD	88	122	
SUN E10000-400	Ocean/Wallcraft	CWO	09	20	[22]
	F3D-SMP	CFD	64	58	[27]
	F3D-SMP	CFD	64	103	[27]
	CIH	CSM	64	61	[33]
2 * SUN E10000-400	CIH	CSM	96	50	[33]

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

_		_	_		_	_	_		_		_	_	_	_	_				_	_			_				_	
	Reference			[36]	[36]	[31]	[20]	[21]	[21]	[25]	[14]	[28]	[28]	[28]	[31]	[44]	[25]	[42]	[25]	[33]	[32]	[36]	[47]	[25]	[32]	[33]	[39]	[28]
Performance ner	Processor	(MFLOFS)		100	120	174	62	29	27	20	69	30	68	44	176	82-115	20	205	100	115	89	45	400	170	133	140	75	29
Number of	Processors Used		00 processors	128	128	128	128	128	128	110	128	128	128	128	128	128	110	125	110	128	128	128	128	110	128	128	128	120
	CTA		Jobs using 100–200 processors	CWO	CWO	CWO	CCM	CWO	CWO	CWO		CFD	CFD	CFD	CWO	CEM	CWO	CEM	CWO	CSM	CWO	CWO	GENERAL	CWO	CWO	CSM	CWO	CFD
	Program Name			CCM/MP-2D	CCM/MP-2D	MM5	NAMD	CCM/MP-2D	CCM/MP-2D	Ocean/Wallcraft	RIEMANN	F3D-MIMD	FE-MIMD	F3D-MIMD	MM5	Maxwell	Ocean/Wallcraft	Lightning	Ocean/Wallcraft	CTH	MM5	CCM/MP-2D	WSSMP	Ocean/Wallcraft	MM5	CIH	CCM/MP-2D	F3D-SMP
	System Type			Compaq SC-667			Cray T3E-900				Cray T3E-1200				HPTI ACL-667	IBM SP P2SC-135	IBM SP P2SC-160		IBM SP P3-HIGH-222	IBM SP P3-HIGH-375	IBM SP P3-THIN-200			IBM SP P3-THIN-375				SGI O2000-195

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

Number of Performance per	8	Jobs using 100-200 processors	06	CCM 135 10	100 57	CFD	128 49	CWO	CFD 128 112	Ocean/Wallcraft CWO 110 100 [25]	124 96	CWO	CSM 128	<u>-</u>	n sqo[06	CWO 256 110	CWO 256 127	MM5 CWO 512 88 [31]	NAMD CCM 256 59 [20]	2D CWO 256	CWO 256 27	1024 100	CCM 512 552	aft CWO 240 60	CWO 1152 89	256 67	RIEMANN 65 [14]		RIEMANN 66 [14]	FUN3D CFD 512 40 [19]	1007
	Program Name	Jot		DFT	DFT	ZEUS	CCM/MP-2D	CCM/MP-2D	PPM	Ocean/Wallcraft	F3D-SMP	MM5	CTH	F3D-SMP			CCM/MP-2D	MM5	MM5	NAMD	CCM/MP-2D	CCM/MP-2D	Raleigh-Benard	Magnetism	Ocean/Wallcraft	Ocean/Wallcraft	RIEMANN	RIEMANN	RIEMANN	RIEMANN	FUN3D	COLUMN
	System Type		SGI O2000-250							SGI O2000-300			SGI 03000-400			Compad SC-667				Crav T3E-900							Cray T3E-1200					

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

System Type	Program Name	CTA	Number of Processors Used	Performance per Processor (MFLOPS)	Reference
		Jobs using more than 200 processors	n 200 processors		
IBM SP P3-HIGH-222	Ocean/Wallcraft	CWO	240	70	[25]
IBM SP P3-HIGH-375	CITH	CSM	256	111	[33]
	CTH	CSM	480	109	[33]
	CITH	CSM	512	105	[33]
IBM SP P3-THIN-200	CCM/MP-2D	CWO	256	35	[36]
	CCM/MP-2D	CWO	512	20	[36]
	WSSMP	GENERAL	256	360	[48]
IBM SP P3-THIN-375	Ocean/Wallcraft	CWO	240	110	[25]
	MM5	CWO	256	96	[32]
	CTH	CSM	256	113	[33]
	CTH	CSM	512	101	[33]
	CCM/MP-2D	CWO	256	20	[36]
	CCM/MP-2D	CWO	512	40	[36]
SGI O2000-195/250	F3D-SMP	CFD	208	50	
	F3D-SMP	CFD	192	41	
SGI O2000-250	DFT	CCM	256	74	[13]
	ZEUS	CFO	256	30	[15]
	Overflow-MLP	CFD	256	80	[32]
	quark	2	250	82	[55]
SGI O2000-300	Ocean/Wallcraft	CWO	240	99	[25]
	Ocean/Wallcraft	CWO	512	65	[22]
	Overflow-MLP	CFD	512	120	[34]
SGI O3000-400	CTH	CSM	256	96	[32]
	F3D-SMP	CEO	232	82	
	F3D-SMP	CFD	248	108	

Table 4. A comparison of benchmark results to reported performance levels for real world codes for commonly used systems within the DOD HPCMP.

	Linpack Parallel	NAS Class B per Processor (MFLOPS)	oer Processor OPS)	Peak per	Per Proc	Per Processor Performance Ranges for Production Codes	anges for
System Type	per Processor		>200 Processors	Processor		(MFLOPS)	
	(MFLOPS)	Performance Range	Performance Range	(MFLOPS)	<100 Processors	100-200 Processors	>200 Processors
Compaq SC-667	1015	187–86	98–281	1334	125–188	100-174	88-127
Cray T3E-900	632	15-60	11–55	900	32–156	27–70	25–552
Cray T3E-1200	9//	12–72	12–72	1200	36–68	30-89	40-657
HPTi ACL-667	1015	1 61–86	98–194	1334	195	176	-
IBM SP P2SC-120	338	17–93	10–93	480	57-95	1	1
IBM SP P2SC-135	440	16-61	12–78	540	16–48	82–115	1
IBM SP P2SC-160	447	23-108	14-92	640	9-200	70–205	I
IBM SP P3-HIGH-222	260	23–123	11–103	888	120	100	70
IBM SP P3-HIGH-375	1023	19–150	19–161	1500	142–500	115	105–111
IBM SP P3-THIN-200	576	21-111	10–93	008	78–250	45-400	20-360
IBM SP P3-THIN-375	1106	23-205	11–162	1500	141–500	75-170	40-113
SGI O2K-195	322	7-43	7-43	390	41-94	29	41-50
SGI O2K-250	412	13–76	13–76	200	26–200	10–112	30-85
SGI O2K-300	498	31–122	31–122	009	20–137	96–125	65–120
SGI O3K-400	683	50-208	50–208	800	114-218	104-111	85–108
SUN HPC10000-400	713	15-94	15-94	800	50-103	1	1

Note: The data for this table is a summary of the data from Tables 1 and 3.

5. References

- 1. McCalpin, J. "Equivalent MFLOPS" table for the STREAM Benchmark. Published electronically at http://www.cs.virginia.edu/stream.
- 2. Dongara, J. "Linpack Benchmark-Parallel" table for the Linpack Benchmark. Published electronically at http://www.netlib.org.
- 3. Dongara, J. "Linpack Benchmark" table for the Linpack Benchmark (N=1000). Published electronically at http://www.netlib.org.
- 4. "Complete NPB 2 Data 11/17/97: Graphs and Tables." Published electronically at http://www.nas.nasa.gov/Software/NPB.
- 5. "NAS Serial Benchmark Performance" table for the NAS Benchmarks (class A data set). Published electronically at http://www.nersc.gov/research/FTG/pcp/performance.html.
- 6. Levesque, J. M. Personal communication. IBM Research, 12 December 2000.
- 7. Hisley, D., C. Zoltani, and P. Satya-narayana. Personal communication. U.S. Army Research Laboratory, Aberdeen Proving Ground, MD, and Raytheon, ARL-MSRC, 2000.
- 8. Saarinen, S. "Results of Some NAS Parallel Benchmarks on the NCSA Origin 2000–250 MHz (MPI)." Published electronically at http://archive.ncsa.uiuc.edu/Apps/Math/nas-irixse.html.
- 9. Zoltani, C. K., P. Satya-narayana, and D. Hisley. "Evaluating Performance of OpenMP and MPI on the SGI Origin 2000 With Benchmarks of Realistic Problem Sizes." ARL-TR-2324, U.S. Army Research Laboratory, Aberdeen Proving Ground, MD, September 2000.
- 10. Cappello, F., and D. Etiemble. "MPI versus MPI+OpenMP on the IBM SP for the NAS Benchmarks." Published in the proceedings for SC2000 and electronically at http://www.sc2000.org, 2000.
- 11. Barrios, M., S. Andersson, G. Hanot, J. Hague, F. Johston, et. al. "Scientific Applications in RS/6000 SP Environments." Published electronically at http://www.ibm.com, 1999.
- 12. "SGI Origin Scaling for Density Functional Theory." Published electronically at http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/mp-scale, 2000.

- 13. "Achievements in Scalability." Published electronically at http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/mp_scale/riemann/nex.html, 1999.
- 14. "Scaling Comparisons of ZEUS-MP on Four Architectures." Published electronically at http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/mp_scale/zeus, 1999.
- 15. "Preconditioned Conjugate Gradient With Schwarz Richardson Preconditioner." Published electronically at http://archive.ncsa.uiuc.edu/SCD/straka/PerfAnalysis/Comps/pcg2.html.
- 16. Pfrommer, B. "Paratec Performance." Published electronically at http://mithril.ncsa.uiuc.edu./SCD/straka/PerfAnalysis/Apps/contrib.html.
- 17. Wallcraft, A. "Performance of the NRL Layered Ocean Model on Existing HPC Platforms." Published electronically at http://www.nrl.navy.mil/CCS/help/origin, 1997.
- 18. Gropp, W. D., D. K. Kaushik, D. E. Keyes, and B. F. Smith. "Performance Modeling and Tuning of an Unstructured Mesh CFD Application." Published in the proceedings for SC2000 and electronically at http://www.sc2000.org, 2000.
- 19. Brunner, R. K., J. C. Phillips, and L. V. Kalé. "Scalable Molecular Dynamics for Large Biomolecular Systems." Published in the proceedings for SC2000 and electronically at http://sc2000.org, 2000.
- 20. Drake, J. B., S. Hammond, R. James, and P. H. Worley. "Performance Tuning and Evaluation of a Parallel Community Climate Model." Published in the proceedings for SC99 and electronically at http://www.supercomp.org/sc99, 1999.
- Carey, G. F., Dr. C. Harle, Dr. R. Mclay, and S. Swift. "MPP Solution of Rayleigh – Benard – Marangoni Flows." Published in the proceedings for SC97 and electronically at http://www.supercomp.org/sc97, 1997.
- 22. Wissink, A. M., and R. L. Meakin. "On Parallel Implementations of Dynamic Overset Grid Methods." Published in the proceedings for SC97 and electronically at http://www.supercomp.org/sc97, 1997.
- 23. Bashor, J. "NERSC Is Partner in Winning Supercomputing's Top Prize." Published electronically at http://www.nersc.gov, 1998.
- 24. Wallcraft, A. J. "Early Experience on NAVO's 2 TFLOPS Winterhawk II." Published in the electronic proceedings for SCICOMP 2000 at http://www.spscicomp.org/2000/presentations/Wallcraft, 2000.

- 25. Bettge, T., A. Craig, R. James, W. G. Strand, Jr., and V. Wayland. "Performance of the Parallel Climate Model on the SGI Origin 2000 and the Cray T3E." Published in the proceedings for the 41st Cray User Group Conference, Minneapolis, MN, 1999.
- 26. Pressel, D. M., J. Sahu, and K. R. Heavey. "Using Loop-Level Parallelism to Parallelize Vectorizable Programs." Published in the conference proceedings for High-Level Parallel Programming Models and Supportive Environments 6th International Workshop, HIPS 2001, San Francisco, CA, April 2001, Frank Mueller (Ed.), published by Springer as LNCS 2026.
- 27. Behr, M., D. M. Pressel, and W. B. Sturek Sr. "Comments on CFD Code Performing on Scalable Architectures." Computer Models in Applied Mechanics and Engineering, vol. 190, pp. 263-277, 2000.
- 28. Wallcraft, A. J. "Ocean Modeling on 1152 Cray T3E Processors." Published in the conference proceedings for the DOD High Performance Computing Modernizations Program 1999 Users Group Conference and electronically at http://www.hpmco.hpc.mil/Htdocs/UGS/UGC99/agenda.html.
- 29. Rood, E. P. "Complementary RANS and LES Computations for DDG-51 and Transition to DD-21 Acquisition." Published in the conference proceedings for the DOD High Performance Computing Modernization Program 1999 Users Group Conference and electronically at http://www.hpcmo.hpc.mil /Htdocs/UGS/UGC99/agenda.html.
- 30. Purtell, L. P. "Unsteady Hydrodynamics of the Maneuvering Submarine." Published in the conference proceedings for the DOD High Performance Computing Modernization Program 1999 Users Group Conference and electronically at http://www.hpmco.hpc.mil/Htdocs/UGS/UGC99/agenda.html.
- 31. "Parallel MM5 benchmarks, January-August 2000." Published electronically at http://box.mmm.ucar.edu/mm5/mpp/helpdesk/20000106.html.
- 32. Schraml, S. Personal communication. U.S. Army Research Laboratory, Aberdeen Proving Ground, MD, 2000–2001.
- 33. Taft, J. R. "Achieving 60 GFLOPS on the Production CFD Code Overflow-MLP." Unpublished presentation from WOMPAT 2000 Workshop on OpenMP Applications and Tools, San Diego, CA, 2000.
- 34. Roush, W. "256-processor SGI Origin 2000 System Announced at SC98." Published electronically in the January–February 1999 issue of *NASnews* at http://www.nar/nasa.gov/Pubs/NASnews/1999/01/o2ksidebar.html.
- 35. Moore, S. Personal communication. "Unpublished Results," University of Tennessee, Knoxville, TN, 2001.

- 36. Snavely, A. Personal communication. "Unpublished Results," San Diego Supercomputer Center, University of California, San Diego, CA, 2001.
- 37. Patel, J. "ParkBench and EuroBen Benchmarks on the AlphaServerSC." June 2000.
- 38. "SGI Origin 3000 Series Performance Report 1.0." Published electronically at http://www.sgi.com/developers/library/index.html. 20 September 2000.
- 39. Worley, P. "Evaluation of Early Systems." Published electronically at http://www.epm.ornl.gov/~worley/talks/ORNL-EES.SC2000, 2000.
- 40. Worley, P. "Kernel and Application Code Performance for a Spectral Atmospheric Global Circulation model on the Cray T3E and IBM SP." Presented at the NERSC Users' Group Meeting, Oak Ridge, TN, 6 June 2000 and published electronically at http://www.epm.ornl.gov/~worley/talks/ORNL-EES.SC2000, 2000.
- 41. Saito, T., A. Abe, and K. Takayama. "Benchmark of Parallelization Methods for Unstructured Shock Capturing Code." Proceedings of the 15th International Parallel and Distributed Processing Symposium (IPDPS 2001), San Francisco, CA, 23–27 April 2001.
- 42. Andersson, U., and G. Ledfelt. "A Billion Cells FD-TD Simulation of a Lightning Striking an Aircraft." Published electronically at http://www.nada.kth.se/~ledfelt/CEM/SC98/sc98.html, 1998.
- 43. Porter, D. H., P. R. Woodward, S. E. Anderson, K.-H. Winkler, and S. W. Hodson. "Numerical Simulation of Compressible Turbulence." Published electronically at http://www.lcse.umn.edu/research/lanlrun, 1997.
- 44. Shang, J. S., M. Wagner, Y. Pan, D. C. Blake, and C. J. Suchyta. "Strategies for Solving Time-Dependent Maxwell Equations on Multicomputers." Published electronically at http://www.hcpmo.hpc.mil/Htdocs/UGC/UGC98/papers/6a/index.htm.
- 45. Anderson, W. K., W. D. Gropp, D. K. Kaushik, D. E. Keyes, and B. F. Smith. "Achieving High Sustained Performance in an Unstructured Mesh CFD Application." Published electronically at http://www.llnl.gov/CASC/pubs/finalbell.pdf.
- 46. "SGI and ESI Power BMW for Faster Designs and Greater Safety." Published electronically at http://www.sgi.com/newsroom/press_releases/2000/october/bmw.html. 2000.
- 47. "T. J. Watson Research Center: Optimization Libraries." Published electronically at http://www.research.ibm.com/actc/Opt_Lib/Topic_OptLibraries.html. 2000.

- 48. Gupta, A., M. Joshi, and V. Kumar. "WSMP: A High-Performance Sharedand Distributed-Memory Parallel Sparse Linear Equation Solver." IBM Research Report RC22038 (98932), 20 April 2001.
- 49. "Proven Performance." Published electronically at http://209.238.152.199 /Clusterweb. 2000.
- 50. Briley, R., L. K. Taylor, and D. L. Whitfield. "Scalable Flow Simulations With Rotating Components." Spring 2001 NAVO MSRC Navigator, NAVAL Oceanographic Office Major Shared Resource Center, Stennis Space Center, MS, 2001.
- 51. Karniadakis, G. E. "Parallel Simulations of Flow-Structure Interactions." Published electronically at http://www.hpcmo.hpc.mil/Htdocs/Challenge/FY99/18.html.
- 52. Abate, J., P. Wang, and K. Sepehrnoori. "Parallel Compositional Reservoir Simulation on a Cluster of PCs." Published electronically at http://topeka.cpge.utexas.edu/papers/Cluster/Cluster.html.
- 53. Grimshaw, A. "Legion, Grids, and Clusters—the Future of High-Performance Computing." Presented at WGCC2000 in Tsukuba, Japan, published electronically at http://pdplab.trc.iwcp.or.jp.pdperf/wgcc-pdf/grimshaw.pdf.
- 54. Modi, A. "Unsteady Sparated Flow Simulations Using a Cluster of Workstations." Published electronically at http://bart.aero.psu.edu/thesis/thesis.pdf.
- 55. "FY00 Alliance Partnership Program Plan." Published electronically at http://archive.ncsa.uiuc.edu/people/jsheehan/brp/FY00.pdf.

Glossary

ARL U.S. Army Research Laboratory CFD Computational Fluid Dynamics CTA Computational Technology Area DC Distributed Center DOD Department of Defense **FFT Fast Fourier Transform** Billion Floating Point Operations per Second **GFLOPS HPC High Performance Computing** High Performance Computing Modernization Program **HPCMP MFLOPS** Million Floating Point Operations per Second Multiple Instruction Multiple Data **MIMD MPP** Massively Parallel Processor Major Shared Resource Center **MSRC** Numerical Aerospace Simulation Systems Division of NASA Ames NAS Research Center National Aeronautics and Space Administration **NASA NAS Parallel Benchmarks NPB SMP** Symmetric Multiprocessor

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
Dublis and the hunter for this collection of inform	nation is estimated to average 1 hour per response. In	actuding the time for reviewing instruction	ons, searching existing data sources,	
gathering and maintaining the data needed, and cor	empleting and reviewing the collection of information.	Send comments regarding this burden Services, Directorate for Information Ope	erations and Reports, 1215 Jefferson	
Davis Highway, Suite 1204, Arlington, VA 22202-430 1. AGENCY USE ONLY (Leave blank)	02, and to the Office of Management and Budget, Pap	3. REPORT TYPE AND DA	rashington, DC 20503.	
•	September 2002	Final, June 2000 – A	august 2001	
4. TITLE AND SUBTITLE			5. FUNDING NUMBERS	
Benchmarking the Benchmarks		6	665803.731	
6. AUTHOR(S)				
Daniel M. Pressel and Jelani C	Clay*			
7. PERFORMING ORGANIZATION NAI	ME(S) AND ADDRESS(ES)	8	B. PERFORMING ORGANIZATION	
U.S. Army Research Laboratory			REPORT NUMBER	
ATTN: AMSRL-CI-HC			ARL-TR-2805	- 1
Aberdeen Proving Ground, MI	D 21005-5067			
9. SPONSORING/MONITORING AGENCY NAMES(S) AND ADDRESS(ES)			10.SPONSORING/MONITORING AGENCY REPORT NUMBER	
			AGENCI REPORT NUMBER	
*Student Intern, Undergraduate Student at Prairie View A & M University, Prairie View, TX 77446-0397				
*Student Intern, Undergraduate	e Student at Prairie view A & iv	1 University, Flanic vic	3W, 1A //440-0351	
			····	
12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.			12b. DISTRIBUTION CODE	
Approved for public release, a	ISHIDUHOH IS MINIMINES.			
13. ABSTRACT(Maximum 200 words)				
	estimating the performance of a	computer system when i	it is not possible or practical to	test
out the new system with an act	tual workload. In the field of hig	gh performance computi	ng, some common benchmark	s are
the various versions of Linpa	ack, the various versions of th	e Numerical Aerospace	e Simulation Systems Division	n of
NASA Ames Research Center	r (NAS) benchmarks, and the S'	TREAMS benchmark, a	as well as older and less frequ	ently
referenced benchmarks such a	is the Livermore Loops. There a	re also those who recor	nmend estimating the perform	ance
based solely on the peak spe	eed of the computer systems.	Unfortunately, the per	processor levels of perform	ance
measured using these benchma	arks can vary by 1 to 2 orders of e be looking at? This report att	magnitude for the same	estion by comparing the meas	ask,
performance for a variety of	real world codes to the measur	ed performance of the	standard benchmarks when ri	ın of
systems of interest to the Depa	artment of Defense (DOD) High	Performance Computing	g Modernization Program.	
14. SUBJECT TERMS			15. NUMBER OF PAGES	
benchmarking, high performance computing			16. PRICE CODE	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION	18. SECURITY CLASSIFICATION	19. SECURITY CLASSIFICA	TION 20. LIMITATION OF ABSTR	ACT
OF REPORT UNCLASSIFIED	OF THIS PAGE UNCLASSIFIED	OF ABSTRACT UNCLASSIFIED	UL	